Computer Architecture Lab/WS2008

< Computer Architecture Lab


Gruppe 0

Matthias Feurstein

IS1

Vergleich der Instruktionssets von:

  1. Z80
  2. Atmel AVR
  3. ARM7TDMI

Vergleich:


Gruppe 1


Julian Grahsl

Raffael Trimmal

Miodrag Pejic

Robert Najvirt

Vergleich der Instruktionssets von:

AVR 8-Bit

http://www.atmel.com/dyn/resources/prod_documents/doc0856.pdf

68000

http://www.freescale.com/files/archives/doc/ref_manual/M68000PRM.pdf
http://www.freescale.com/files/32bit/doc/ref_manual/MC68000UM.pdf

8080

Zu finden: Hier

Sweet 16 (Gruppe 2)

Franz-Josef Katzdobler, Daniel Reichhard, Stefan Resch, Matthias Wenzl

Instruction Set I

The discussion and the comparison of the instruction sets from

can be found here.

Documentation

Gruppe 3

Christian Pfeifhofer, Michael Wessner, Michael Zoech

Instruction Set 1

Comparison of the instruction sets of:

  1. PICMicro PIC16Cxxx
  2. DEC Alpha
  3. Intel 4004

Instruction Set 2

The instruction set of our processor:

Processor Documentation

The documentation of our processor is available in pdf format:

AUA (Another Useless Architecture)

Instruction Set Comparison

Our own CPU

A quite standard 16bit RISC implementation with 32 registers and probably a 4 stage pipeline (ex and mem combined).

AUA

Gruppe 5 (Project: MaQuelle)

Instruction Set I

Comparison:

This article is issued from Wikiversity - version of the Saturday, August 16, 2014. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.