Computer Architecture Lab/Summer2006/CzinkPokornyResch/VRIPU

< Computer Architecture Lab < Summer2006 < CzinkPokornyResch

This is the project page for VRIPU (Very Reduced Instructions Processing Unit) microprocessor.

Short description

The goal of the VRIPU project is to design a pipelined RISC microprocessor which will only have a few instructions (about twenty).

VRIPU Datasheet

The datasheet for VRIPU can be found here.

This article is issued from Wikiversity - version of the Saturday, January 30, 2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.