360 Assembly/360 Instructions/MR

< 360 Assembly < 360 Instructions

MR - Multiply Register - Opcode 1C

Format

MR 2,7

The specific syntax is

MR target register, source register.
RR Instruction (2 bytes)
Byte 1 Byte 2
target register source register
(8 bits)
Opcode
1C
(4 bits)

0..F
(4 bits)

0..F

Availability

The MR instruction is available on all models of the 360, 370 and z/System.

Operation

The MR instruction does multiply of two signed 32-bit integers. The first multiplicand is got from the general register T+1, where T is number of the target register (first operand). The second multiplicand is got from the source register (second operand). The resulting product as 64-bit signed value is then placed into registers T (most significand 32 bits) and T+1 (least significand 32 bits). The target register number T shall be even.

The Condition Code field in the Program Status Word is not changed.

Exceptions and Faults

Notes

Getting first multiplicand from T+1 instead of T, where T is target register number, can be confusing for program code reader. For example, "MR 2,2" multiplies values of registers 2 and 3, but "MR 2,3" calculates square of value of register 3.

Previous Instruction
MP
360 Assembly Instructions
{{{name}}}
Next Instruction
MS
Previous Opcode
1B
Next Opcode
1D
360 Assembly Language
360 Family Introduction · Basic FAQ · 360 Family · 360 Architecture
360 Instruction Set 360 Instructions · Branch Instructions · Data Transfer Instructions · Control Flow Instructions · Arithmetic Instructions · Logic Instructions · Shift and Rotate Instructions · Other Instructions
Syntaxes and Assemblers 360 Assemblers· Pseudo Instructions
Instruction Extensions Floating Point · High-Level Languages
This article is issued from Wikibooks. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.